Announcement_7

Our work on Memory Deduplication Acceleration has been accepted to USENIX ATC 2025! In this work, we redesign the memory deduplication process to be more efficient by enabling parallel function execution, which are further accelerated by the on-chip accelerator, DSA. This is extensive work from our previous CAL work on DSA.